この文書の現在のバージョンと選択したバージョンの差分を表示します。
両方とも前のリビジョン 前のリビジョン | 次のリビジョン 両方とも次のリビジョン | ||
publicationlist [2020/06/26 15:42] cs |
publicationlist [2020/07/28 10:32] cs |
||
---|---|---|---|
ライン 97: | ライン 97: | ||
- Daisuke Takafuji, Koji Nakano, Yasuaki Ito: Efficient GPU Implementations to Compute the Diameter of a Graph. CANDAR 2019: 102-111 | - Daisuke Takafuji, Koji Nakano, Yasuaki Ito: Efficient GPU Implementations to Compute the Diameter of a Graph. CANDAR 2019: 102-111 | ||
- Hiroshi Kagawa, Yasuaki Ito, Koji Nakano: Throughput-Optimal Hardware Implementation of LZW Decompression on the FPGA. CANDAR Workshops 2019: 78-83 | - Hiroshi Kagawa, Yasuaki Ito, Koji Nakano: Throughput-Optimal Hardware Implementation of LZW Decompression on the FPGA. CANDAR Workshops 2019: 78-83 | ||
+ | - Naoki Matsumura, Yasuaki Ito, Koji Nakano, Akihiko Kasagi, Tsuguchika Tabaru: Structured Sparse Fully-Connected Layers in the CNNs and Its GPU Acceleration, CANDAR Workshops 2019: 148-154 | ||
+ | - Ryota Yasudo, Koji Nakano: The Degree Diameter Problem for Host-Switch Graphs, CANDAR Workshops 2019: 249-255 | ||
+ | - Hisaki Yamane, Yasuaki Ito, Koji Nakano: A Watercolor Painting Image Generation Using Stroke-Based Rendering, CANDAR Workshops 2019: 265-469 | ||
- Koji Nakano, Yasuaki Ito, Jacir Luiz Bordim, FIFO-Based Hardware Sorters for High Bandwidth Memory. IPDPS Workshops 2019: 663-672 ({{:columnsort.pdf|PDF}}) | - Koji Nakano, Yasuaki Ito, Jacir Luiz Bordim, FIFO-Based Hardware Sorters for High Bandwidth Memory. IPDPS Workshops 2019: 663-672 ({{:columnsort.pdf|PDF}}) | ||
- Takuma Wada, Naoki Matsumura, Koji Nakano, Yasuaki Ito: Efficient Byte Stream Pattern Test using Bloom Filter with Rolling Hash Functions on the FPGA. CANDAR 2018: 66-75 ({{:bloom.pdf|PDF}}) | - Takuma Wada, Naoki Matsumura, Koji Nakano, Yasuaki Ito: Efficient Byte Stream Pattern Test using Bloom Filter with Rolling Hash Functions on the FPGA. CANDAR 2018: 66-75 ({{:bloom.pdf|PDF}}) |