# Design of Combinational Logic: Full Adder, Adder, and ALU 

## 1 Today's goal

- Learn how to use ISE WebPack.
- Learn the design of combinational logic using Verilog HDL.
- Learn how to write test benches and perform the simulation.
- Learn how to embed a designed circuit into an FPGA.
- Design ALU as a basic component of CPU.


## 2 Today's contents

Step 1 Write full adder(List 1) and its test bench(List 2).
Step 2 Check1 Perform the simulation using the test bench to confirm that the full adder works correctly.

Step 3 Check2 Write a UCF(User Constraint File) (List 3), embed it in the FPGA to confirm that the full adder works in the FPGA correctly.

Step 4 Write full adder using always statement(List 4) and confirm that it works correctly by the simulation using the test bench(List 2).

Step 5 Check 3 Write 4-bit adder using 4-full adders(List 5) and confirm that it works correctly by the simulation using its test bench(List 6).

Step 6 Check 4 Write $\operatorname{ALU}($ List 7) and confirm that it works correctly by the simulation using its test bench(List 8 ).

## 3 Full adder

Full adder has 3 input bits a,b, cin and 2 output bits s, cout. The sum of 3 input bits are computed and 2 out bits represent the sum such that s is a lower bit, and count is an upper bit. Assignment statements defines continuous assignments.

List 1: Full adder using assigment statementsfa.v

```
module fa(a, b, cin, s, cout);
    input a, b, cin;
    output s, cout;
    wire a, b, cin, s, cout;
    assign s = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (cin & a);
endmodule
```


## 4 Test bench

Test bench defines the change of inputs. In List 2, module fa is instantiated as fa_0.

List 2: Test benchfa_tb.v for fa.v

```
'timescale 1ns / 1ps
module fa_tb;
    reg a,b,cin;
    wire s , cout;
    fa fa0 (.a(a), .b(b), .cin(cin), .s(s), .cout(cout));
    initial begin
        \(\mathrm{a}=0 ; \mathrm{b}=0 ; \operatorname{cin}=0\);
        \(\# 100 \mathrm{a}=1 ; \mathrm{b}=0 ; \mathrm{cin}=0\);
        \(\# 100 \mathrm{a}=0 ; \mathrm{b}=1 ; \mathrm{cin}=0\);
        \(\# 100 \mathrm{a}=1 ; \mathrm{b}=1 ; ~ \mathrm{cin}=0\);
        \(\# 100 \mathrm{a}=0 ; \mathrm{b}=0 ; \mathrm{cin}=1\);
        \(\# 100 \mathrm{a}=1 ; \mathrm{b}=0 ; \mathrm{cin}=1\);
        \(\# 100 \mathrm{a}=0 ; \mathrm{b}=1 ; \mathrm{cin}=1\);
        \(\# 100 \mathrm{a}=1 ; \mathrm{b}=1 ; \mathrm{cin}=1\);
        \(\# 100 \mathrm{a}=0 ; \mathrm{b}=0 ; \mathrm{cin}=0 ;\)
    end
endmodule
```


## 5 UCF (User Constraint file)

The UCF defines the mapping between ports of the module and the pins of an FPGA. NET and LOC correspond to a
name of module port, and a name of FPGA pin.

List 3: UCF for fa.ucf (Spartan-3A/AN)

```
\# SWITCH
NET "a" LOC = "V8" | IOSTANDARD = LVTTL | PULLUP;
NET "b" LOC = "U10" | IOSTANDARD = LVTTL | PULLUP
    ;
NET '" cin" LOC = "U8" | IOSTANDARD = LVTTL |
    PULLUP;
\# LED
NET "s" LOC = "R20" | IOSTANDARD = LVTTL | SLEW =
    SLOW | DRIVE = 8;
NET "cout" LOC = "T19" | IOSTANDARD = LVTTL
    SLEW \(=\) SLOW \(\mid\) DRIVE \(=8\);
```


## 6 Always statement

Always statements in List 4 is used to design combinational logic. "always @ (...)" defines a event list. If the values of signal (net) in the event list change, the following statement is executed.

## 7 Instantiate modules

In List 5 , module fa is instantiated four times as fa 0 , fa 1 , fa2, and fa3. These modules are connected by wires (nets). Instead, we can simply use " assign $s=a+b$ " instead of using four fa's.

List 4: Full adder using always statementfa.v

```
module fa(a, b, cin, s, cout);
    input a, b, cin;
    output s, cout;
    reg s, cout;
    always @(a or b or cin)
        begin
        s=a^b ^cin;
        cout = (a & b) | (b & cin) | (cin & a);
    end
endmodule
```


## 8 ALU

ALU (List 7) is used to compute a selected function. ALU has 3 input ports, $f(5$ bits $)$, $a(16 \mathrm{bits}), \mathrm{b}(16 \mathrm{bits})$, and one output port s. f is used to select a function (operation), and the resulting value is output from $s$. We assume that $a, b$, $s$ are signed integers (2's complement). However, array of bits (vector) in Verilog HDL is handled as unsigned integers. Thus, for relational operators, we add 16 ' h 8000 to a and b to get correct results.

## 9 Homeworks

In your report, you must show enough explanation and the simulation results.

Homework 1 Design an 8-bit adder using 8 full adders, and write its test bench. Perform the simulation to confirm that the 8 -bit adder works correctly.

Homework 2 Write test benches for ALU to confirm that each of 19 functions works correctly. You should choose various input $b$ and $a$ for each functin. For example, for bianry arithmetic function, you should choose $\{b>$ $0, b<0\} \times\{a>0, a<0\}(4$ cases $)$, and the case that the reult is overflow.

List 7: ALU alu.v

```
'define ADD 5'b00000
'define SUB 5'b00001
'define MUL 5'b00010
'define SHL 5'b00011
'define SHR 5'b00100
'define BAND 5'b00101
'define BOR 5'b00110
'define BXOR 5'b00111
'define AND 5'b01000
'define OR 5'b01001
'define EQ 5'b01010
'define NE 5'b01011
'define GE 5'b01100
'define LE 5'b01101
‘define GT 5’b01110
'define LT 5'b01111
'define NEG 5'b10000
'define NOT 5'b10001
'define BNOT 5'b10010
module alu( \(\mathrm{a}, \mathrm{b}, \mathrm{f}, \mathrm{s}\) );
    input [15:0] a, b;
    input [4:0] f;
    output [15:0] s;
    reg [15:0] s;
    wire [15:0] \(x, y\);
    assign \(x=a+16^{\prime} h 8000 ;\)
    assign \(y=b+16^{\prime} h 8000\);
    always @(a or bor or or f)
        case(f)
            'ADD : \(s=b+a ;\)
            SUB : \(\mathrm{s}=\mathrm{b}-\mathrm{a}\);
            'MUL: \(s=b * a ;\)
            'SHL: \(s=b \ll a ;\)
            'SHR: \(s=b \gg a\);
            'BAND: \(s=b\) \& \(a ;\)
            'BOR: \(s=b \mid a ;\)
            'BXOR: \(s=b^{\wedge}\) a;
            'AND : \(s=b \& \& a ;\)
            'OR: \(\mathrm{s}=\mathrm{b}| | \mathrm{a}\);
            'EQ: \(\mathrm{s}=\mathrm{b}=\mathrm{=}\);
            'NE : s = b ! = a;
            'GE: \(\mathrm{s}=\mathrm{y}>=\mathrm{x}\);
            'LE : \(\mathrm{s}=\mathrm{y}<=\mathrm{x}\);
            'GT : \(s=y>x\);
            'LT: \(s=y<x\);
            'NEG : \(s=-a\);
            'BNOT : \(s={ }^{\text {a }}\) a;
            'NOT : s = !a;
        default : s = \(16^{\prime} \mathrm{hxxxx}\);
        endcase
endmodule
```

Table 1: Specification of ALU(Arithmetic and Logic Unit)

|  |  | function f |  | outputs |
| :---: | :---: | :---: | :---: | :---: |
| binary | arithmetic | ADD | 00000 | $\mathrm{b}+\mathrm{a}$ (addition) |
|  |  | SUB | 00001 | b - a (subtraction) |
|  |  | MUL | 00010 | $\mathrm{b} * \mathrm{a}$ (multiplication) |
|  | shift | SHL | 00011 | b << a (left shift) |
|  |  | SHR | 00100 | b >> a (right shift) |
|  | bitwise | BAND | 00101 | b \& a (bitwise and) |
|  |  | BOR | 00110 | b \| a (bitwise or) |
|  |  | BXOR | 00111 | b ~ a (bitwise xor) |
|  | logic | AND | 01000 | b \&\& a (logical and) |
|  |  | OR | 01001 | b \|| a (logical or) |
|  | relational | EQ | 01010 | $b==a$ (b is equal toa) |
|  |  | NE | 01011 | $b!=a(b$ is not equal toa) |
|  |  | GE | 01100 | $b>=a$ ( $b$ is larger than or euqal to $a$ ) |
|  |  | LE | 01101 | $b<=a$ ( $b$ is smaller than or equal to a) |
|  |  | GT | 01110 | $b>a(b$ is larger than $a$ ) |
|  |  | LT | 01111 | $b<a(b$ is smaller than a) |
| unary | arithmetic | NEG | 10000 | -a (negation) |
|  | bitwise | BNOT | 10001 | ~a (bitwise not) |
|  | logic | NOT | 10010 | !a (logical not) |

List 8: Test bench foralu_tb.v

```
timescale 1ns / 1ps
module alu_tb;
    reg [15:0] a,b;
    reg [4:0] f;
    wire [15:0] s;
    alu alu0(.a(a),.b(b),.f(f),.s(s));
    initial begin
    a = -3;b=3;f= 5'b01100;
    #100 a = -2;
    #100 a = - 1;
    #100 a = 0;
    #100 a = 1;
    #100 a = 2;
    #100 a = 3;
    #100 a = 4;
    #100 a = 5;
    #100 a = 6;
    end
endmodule
```

