

Chattering removal, LCD controller, memories, and instruction fetch

1 Today's goal

- Learn circuits for chattering removal and LCD control and how to use them.
- Learn the distributed RAM and the block RAM in the FPGA.
- Learn how to design the instruction fetch circuit.

2 Today's contents

Step 1 Check 1 Write chattering removal circuit (List 1), LCD controller (List 2, you can download it from the web page), and the state machine counter (List 3). Implement them in the FPGA and check if it works properly.

Step 2 Write the distributed ram (List 5) and its test bench (List 7) to confirm that it works properly. In the same way write the block RAM (List 6) and its test bench, and perform the simulation.

Step 3 Check 2 Modify the test bench (List 6) to instantiate both the distributed ram (List 5) and the block RAM (List 6) and show their output in the same time.

Step 4 Check 3 Write the block ram (List 8) with initialization, the top module (List 9) and its UCF (List 10), and implement it in the FPGA to confirm that it works correctly.

Step 5 Check 4 Simulate the instruction fetch circuit. More specifically, write instruction fetch circuit (List 11), its test bench (List 12), and block RAM (List 13) with initialization, and perform the simulation.

Step 5 Check 5 Implement the instruction fetch circuit. More specifically, write top module (List 14) and its UCF (List 15), and implement the bit file in the FPGA.

3 Chattering removal

The chattering removal circuit (List 1) supports N (default value is 1) inputs that may have chattering. The idea of chattering removal is to sample the input every $2^{16} = 65536$ clock cycles. Since the clock frequency of the FPGA board is 50MHz(20ns), the sampling period is $20\text{ns} \times 65536 = 1.3\text{ms}$. If the period of chattering is no more than 1.3ms, then this circuit removes chattering correctly.

List 1: Chattering removal chatterring.v

```
1 module chatterring(clk,reset,in,out);
2   parameter N=1;
3
4   input clk,reset;
5   input [N-1:0]in;
6   output [N-1:0]out;
7   reg [N-1:0]out;
8   reg [15:0] count;
9
10  always @(posedge clk or negedge reset)
11    if(!reset) count <= 0;
12    else count <= count + 1;
13
14  always @(posedge clk)
15    if(count==0) out <= in;
16
17 endmodule
```

4 LCD controller

List 2 is an LCD controller for the LCD on the FPGA board. Six 16-bit numbers data0, data1, data2, data3, data4, data5 given to the circuit are displayed in the LCD. Each 16-bit number is represented by 4-digit hexadecimal.

List 2: LCD controller lcdctrl.v

```
1 'define INIT 2'b00
2 'define SETPOS0 2'b01
3 'define SETPOS1 2'b10
4 'define WRITE 2'b11
5
```

```

6  module lcdctrl(clk,reset,lcd_e,lcd_rs,lcd_rw,sf_d,data0,data1,
7    data2,data3,data4,data5);
8
9  input clk,reset;
10 input [15:0] data0,data1,data2,data3,data4,data5;
11 output lcd_e,lcd_rs,lcd_rw;
12 output [11:8] sf_d;
13 reg lcd_e;
14
15 reg [1:0] state;
16 reg [2:0] index;
17 reg [3:0] addr;
18 reg [31:0] counter;
19 reg [26:0] ctrl;
20 wire set_enb;
21 wire [19:0] wait_cnt;
22 wire ret;
23 reg [7:0] ascii;
24 reg [3:0] hex;
25
26 assign lcd_rw = 0;
27 assign ret = ctrl[26];
28 assign lcd_rs = ctrl[25];
29 assign set_enb = ctrl[24];
30 assign sf_d = ctrl[23:20];
31 assign wait_cnt = ctrl[19:0];
32
33 always @ (posedge clk or negedge reset)
34   if (!reset) begin
35     addr <= 0;
36     counter <= 0;
37     state <= 'INIT;
38     index <= 0;
39   end else if (counter < wait_cnt)
40     counter <= counter + 1;
41   else begin
42     counter <= 0;
43     if (!ret)
44       addr <= addr + 1;
45     else begin
46       addr <= 0;
47       if (state == 'INIT)
48         state <= 'SETPOS0;
49     else if (state == 'SETPOS0 || state == 'SETPOS1)
50       state <= 'WRITE;
51     else if (state == 'WRITE) begin
52       if (index == 5)
53         index <= 0;
54       else
55         index <= index + 1;
56       if (index == 2)
57         state <= 'SETPOS1;
58     else if (index == 5)
59       state <= 'SETPOS0;
60   end
61 end
62
63 always @ (posedge clk or negedge reset)
64   if (!reset) lcd_e <= 0;
65   else if (set_enb && counter >= 1 && counter <= 12)
66     lcd_e <= 1;
67
68   else lcd_e <= 0;
69
70   always @ (state or addr or ascii)
71     case(state)
72       'INIT:
73       case(addr)
74         4'h0: ctrl = {3'b000, 4'h0, 20'hB71B0};
75         4'h1: ctrl = {3'b001, 4'h3, 20'h320D7};
76         4'h2: ctrl = {3'b001, 4'h3, 20'h01397};
77         4'h3: ctrl = {3'b001, 4'h3, 20'h00800};
78         4'h4: ctrl = {3'b001, 4'h2, 20'h00800};
79         4'h5: ctrl = {3'b001, 4'h2, 20'h00041};
80         4'h6: ctrl = {3'b001, 4'h8, 20'h00800};
81         4'h7: ctrl = {3'b001, 4'h0, 20'h00041};
82         4'h8: ctrl = {3'b001, 4'h6, 20'h00800};
83         4'h9: ctrl = {3'b001, 4'h0, 20'h00041};
84         4'hA: ctrl = {3'b001, 4'hC, 20'h00800};
85         4'hB: ctrl = {3'b001, 4'h0, 20'h00041};
86         4'hC: ctrl = {3'b101, 4'h1, 20'h1482F};
87       default: ctrl = {3'bxxx, 4'hx, 20'hxxxxx};
88     endcase
89
90   'SETPOS0:
91     case(addr)
92       4'h0: ctrl = {3'b001, 4'h8, 20'h00041};
93       4'h1: ctrl = {3'b101, 4'h0, 20'h00800};
94     default: ctrl = {3'bxxx, 4'hx, 20'hxxxxx};
95
96   'SETPOS1:
97     case(addr)
98       4'h0 : ctrl = {3'b001, 4'hC, 20'h00041};
99       4'h1 : ctrl = {3'b101, 4'h0, 20'h00800};
100      default: ctrl = {3'bxxx, 4'hx, 20'hxxxxx};
101
102   'WRITE:
103     case(addr)
104       4'h0 : ctrl = {3'b011, ascii[7:4], 20'h00041};
105       4'h1 : ctrl = {3'b011, ascii[3:0], 20'h00800};
106       4'h2 : ctrl = {3'b011, ascii[7:4], 20'h00041};
107       4'h3 : ctrl = {3'b011, ascii[3:0], 20'h00800};
108       4'h4 : ctrl = {3'b011, ascii[7:4], 20'h00041};
109       4'h5 : ctrl = {3'b011, ascii[3:0], 20'h00800};
110       4'h6 : ctrl = {3'b011, ascii[7:4], 20'h00041};
111       4'h7 : ctrl = {3'b011, ascii[3:0], 20'h00800};
112       4'h8 : ctrl = {3'b011, 4'hA, 20'h00041};
113       4'h9 : ctrl = {3'b111, 4'h0, 20'h00800};
114     default: ctrl = {3'bxxx, 4'hx, 20'hxxxxx};
115
116   reg [15:0] data;
117   always @ (posedge clk or negedge reset)
118     if (!reset) data <= 0;
119     else if (addr == 0)
120       case(index)
121         3'd0: data <= data0;
122         3'd1: data <= data1;
123         3'd2: data <= data2;
124         3'd3: data <= data3;
125         3'd4: data <= data4;
126         3'd5: data <= data5;
127     endcase

```

```

128
129 always @(addr or data)
130   case(addr)
131     4'h0,4'h1: hex = data[15:12];
132     4'h2,4'h3: hex = data[11:8];
133     4'h4,4'h5: hex = data[7:4];
134     4'h6,4'h7: hex = data[3:0];
135   default: hex = 4'hx;
136 endcase
137
138 always @(hex)
139   case(hex)
140     4'h0 : ascii = 8'h30;
141     4'h1 : ascii = 8'h31;
142     4'h2 : ascii = 8'h32;
143     4'h3 : ascii = 8'h33;
144     4'h4 : ascii = 8'h34;
145     4'h5 : ascii = 8'h35;
146     4'h6 : ascii = 8'h36;
147     4'h7 : ascii = 8'h37;
148     4'h8 : ascii = 8'h38;
149     4'h9 : ascii = 8'h39;
150     4'hA : ascii = 8'h41;
151     4'hB : ascii = 8'h42;
152     4'hC : ascii = 8'h43;
153     4'hD : ascii = 8'h44;
154     4'hE : ascii = 8'h45;
155     4'hF : ascii = 8'h46;
156   default : ascii = 8'hxx;
157 endcase
158
159 endmodule

```

5 State machine counter

List 3 is a top module that contains state machine, chattering removal circuit, LCD controller, and six counters. Six counters are used to enumerate the number of states as follows:

counter0 incremented if IDLE.

counter1 incremented if FETCHA.

counter2 incremented if FETCHB.

counter3 incremented if EXECA.

counter4 incremented if EXECB.

counter5 always incremented.

The output of **counter0**, ..., **counter5** are connected to the LCD controller through wires (nets) **data0**, ..., **data5**.

List 3: Top module of the state machine counter **state_top.v**

```

1 'define IDLE 3'b000
2 'define FETCHA 3'b001

```

```

3   'define FETCHB 3'b010
4   'define EXECA 3'b011
5   'define EXECB 3'b100
6
7 module state_top(CLK50MHZ,ROT_A,BTN_SOUTH,SW,LED,
8   LCD_E,LCD_RS,LCD_RW,SF_D);
9   input CLK50MHZ,ROT_A,BTN_SOUTH;
10  input [2:0] SW;
11  output [4:0] LED;
12  output LCD_RS,LCD_E,LCD_RW;
13  output [11:8] SF_D;
14  wire clk, reset;
15  wire [2:0] cs;
16  wire [15:0] data0,data1,data2,data3,data4,data5;
17
18  state satate0(.clk(clk),.reset(reset),.run(SW[2]),.cont(SW[1])
19    ,.halt(SW[0]),.cs(cs));
20  chattering chattering0(.clk(CLK50MHZ),.reset(reset),.in(
21    ROT_A),.out(clk));
22  lcdctrl lcdctrl0(.clk(CLK50MHZ),.reset(reset),.lcd_e(LCD_E)
23    ,.lcd_rs(LCD_RS),.lcd_rw(LCD_RW),.sf_d(SF_D),.data0(
24    data0),.data1(data1),.data2(data2),.data3(data3),
25    data4(data4),.data5(data5));
26  counter counter0 (.clk(clk),.reset(reset),.load(0),.inc(cs==
27    'IDLE),.d(0),.q(data0));
28  counter counter1 (.clk(clk),.reset(reset),.load(0),.inc(cs==
29    'FETCHA),.d(0),.q(data1));
30  counter counter2 (.clk(clk),.reset(reset),.load(0),.inc(cs==
31    'FETCHB),.d(0),.q(data2));
32  counter counter3 (.clk(clk),.reset(reset),.load(0),.inc(cs==
33    'EXECA),.d(0),.q(data3));
34  counter counter4 (.clk(clk),.reset(reset),.load(0),.inc(cs==
35    'EXECB),.d(0),.q(data4));
36  counter counter5 (.clk(clk),.reset(reset),.load(0),.inc(1),.d(0
37    ),.q(data5));
38
39  assign reset = ~BTN_SOUTH;
40  assign LED[4] = (cs=='IDLE);
41  assign LED[3] = (cs=='FETCHA);
42  assign LED[2] = (cs=='FETCHB);
43  assign LED[1] = (cs=='EXECA);
44  assign LED[0] = (cs=='EXECB);
45
46 endmodule

```

List 4: UCF for the state machine counter **state_top.ucf**

```

1 # ROT PUSH BUTTON
2 NET "ROT_A" LOC = "T13" | IOSTANDARD = LVTTL |
3   PULLUP ;
4
5 # PUSH SWITCH
6 NET "BTN_SOUTH" LOC = "T15" | IOSTANDARD =
7   LVTTL | PULLDOWN ;
8
9 # LED
10 NET "LED<4>" LOC = "V19" | IOSTANDARD = LVTTL |
11   SLEW = QUIETIO | DRIVE = 4 ;
12 NET "LED<3>" LOC = "U19" | IOSTANDARD = LVTTL |
13   SLEW = QUIETIO | DRIVE = 4 ;

```

```

10 NET "LED<2>" LOC = "U20" | IOSTANDARD = LVTTL |
    SLEW = QUIETIO | DRIVE = 4 ;
11 NET "LED<1>" LOC = "T19" | IOSTANDARD = LVTTL |
    SLEW = QUIETIO | DRIVE = 4 ;
12 NET "LED<0>" LOC = "R20" | IOSTANDARD = LVTTL |
    SLEW = QUIETIO | DRIVE = 4 ;
13
14 # SLIDE SWITCH
15 NET "SW<2>" LOC = "U8" | IOSTANDARD = LVTTL |
    PULLUP ;
16 NET "SW<1>" LOC = "U10" | IOSTANDARD = LVTTL |
    PULLUP ;
17 NET "SW<0>" LOC = "V8" | IOSTANDARD = LVTTL |
    PULLUP ;
18
19 # CLOCK
20 NET "CLK50MHZ" LOC = "E12" | IOSTANDARD =
    LVCMOS33 ;
21 NET "CLK50MHZ" PERIOD = 20.0ns HIGH 40% ;
22
23 # LCD
24 NET "LCD_E" LOC = "AB4" | IOSTANDARD = LVTTL |
    DRIVE = 4 | SLEW = QUIETIO ;
25 NET "LCD_RS" LOC = "Y14" | IOSTANDARD = LVTTL |
    DRIVE = 4 | SLEW = QUIETIO ;
26 NET "LCD_RW" LOC = "W13" | IOSTANDARD = LVTTL |
    DRIVE = 4 | SLEW = QUIETIO ;
27 NET "SF_D<8>" LOC = "AA12" | IOSTANDARD = LVTTL |
    DRIVE = 4 | SLEW = QUIETIO ;
28 NET "SF_D<9>" LOC = "Y16" | IOSTANDARD = LVTTL |
    DRIVE = 4 | SLEW = QUIETIO ;
29 NET "SF_D<10>" LOC = "AB16" | IOSTANDARD =
    LVTTL | DRIVE = 4 | SLEW = QUIETIO ;
30 NET "SF_D<11>" LOC = "Y15" | IOSTANDARD = LVTTL |
    DRIVE = 4 | SLEW = QUIETIO ;

```

Both memories uses the array `mem` that has `WORDS` elements of `DWIDTH` bits each. Note that `WORDS` must be equal to 2^{AWIDTH} . In the distributed RAM, `mem[addr]` is always output to `q`. Thus, it supports asynchronous read, because the output `q` is determined regardless of `clk`. In the block RAM, `mem[addr]` is latched by `q` in the rising edge of `clk`. Hence it supports synchronous read. Both memories supports synchronous write, that is, input `d` is latched by `mem[addr]` in the rising edge of `clk` if `load` is 1.

List 5: Distributed ram dram.v

```

1 module dram(clk, load, addr, d, q);
2   parameter DWIDTH=8, AWIDTH=8, WORDS=256;
3
4   input clk, load;
5   input [AWIDTH-1:0] addr;
6   input [DWIDTH-1:0] d;
7   output [DWIDTH-1:0] q;
8   reg [DWIDTH-1:0] mem [WORDS-1:0];
9
10  always @(posedge clk)
11    if(load) mem[addr] <= d;
12
13  assign q = mem[addr];
14
15 endmodule

```

List 6: Block ram ram.v

```

1 module ram(clk, load, addr, d, q);
2   parameter DWIDTH=16,AWIDTH=10, WORDS=1024;
3
4   input clk,load;
5   input [AWIDTH-1:0] addr;
6   input [DWIDTH-1:0] d;
7   output [DWIDTH-1:0] q;
8   reg [DWIDTH-1:0] q;
9   reg [DWIDTH-1:0] mem [WORDS-1:0];
10
11  always @(posedge clk)
12    begin
13      if(load) mem[addr] <= d;
14      q <= mem[addr];
15    end
16
17 endmodule

```

Block RAM can be initialized using initial statements in List 8.

List 7: Test Bench ram_tb.v

```

1  `timescale 1ns / 1ps
2  module ram_tb;
3
4    reg clk, load;
5    reg [7:0] addr;
6    reg [15:0] d;
7    wire [15:0] q;
8
9    dram #(16,8,256) ram0(.clk(clk),.load(load),.addr(addr),.d(d
10   ),.q(q));
11
12  initial begin
13    clk = 0;
14    forever
15      #50 clk = ~clk;
16  end
17
18  initial begin
19    addr = 0; load = 0; d = 0;
20    #100 addr = 1; load = 1; d = 3;
21    #100 addr = 2; load = 1; d = 6;
22    #100 addr = 1; load = 0; d = 0;
23    #100 addr = 2;
24    #100 addr = 3;
25    #100 addr = 0;
26  end
27 endmodule

```

7 Instruction fetch circuit

List 11 shows the instruction fetch circuit. It instantiates five modules, `pc0` (program counter, 8-bit counter), `ir0` (instruction register, 16-bit counter), `obuf0` (output buffer, 16-bit counter), `state0` (state machine), and `ram0` (memory, 8-bit 256-word block RAM). Module `pc0` is used to specify the address to be read to get (fetch) instruction code from `ram0`. The instruction code is stored in `ir0`. This instruction fetch operation is performed in two states, `FETCHA` and `FETCHB`.

In states `EXECA` and `EXECB`, the operation in Table 1 is executed. If the instruction code stored in `ir0` is 0, then the next state is `IDLE`. If the lower 8 bits of the instruction is 0 and the upper 8 bits is non-0, then read the memory specified the upper 8 bits, and write it to `obuf0`. If the lower 8 bits of the instruction is non-0, then write the lower 8 bits to the memory with address upper 8 bits.

8 Homework

Illustrate the block diagram of the instruction fetch circuit.
The block diagram should includes:

List 8: Block ram with initialization ram.v

```

1  module ram(clk, load, addr, d, q);
2    parameter DWIDTH=16,AWIDTH=10,WORDS=1024;
3
4    input clk,load;
5    input [AWIDTH-1:0] addr;
6    input [DWIDTH-1:0] d;
7    output [DWIDTH-1:0] q;
8    reg [DWIDTH-1:0] q;
9    reg [DWIDTH-1:0] mem [WORDS-1:0];
10
11   always @(posedge clk)
12     begin
13       if(load) mem[addr] <= d;
14       q <= mem[addr];
15     end
16
17   integer i;
18   initial begin
19     for(i=0;i<WORDS;i=i+1)
20       mem[i]=0;
21       mem[0]=3;
22       mem[1]=6;
23       mem[2]=9;
24       mem[3]=12;
25       mem[4]=15;
26       mem[5]=18;
27       mem[6]=21;
28       mem[7]=24;
29   end
30
31 endmodule

```

Table 1: Operation of instruction fetch circuit

Instruction upper 8 bits	Register ir0 lower 8 bits	Behavior
0	0	move to IDLE
A ($\neq 0$)	0	read mem[A] and write it to obuf0
A	B ($\neq 0$)	write B in mem[A]

List 9: Top module for ramram_top.v

```

1 module ram_top(CLK50MHZ,ROT_A,BTN_SOUTH,LCD_E,
2   LCD_RS,LCD_RW,SF_D);
3   input CLK50MHZ,ROT_A,BTN_SOUTH;
4   output LCD_RS,LCD_E,LCD_RW;
5   output [11:8] SF_D;
6   wire clk, reset;
7   wire [15:0] data0,data3;
8   reg [15:0] data1,data2,data4,data5;
9
10  chattering chattering0(.clk(CLK50MHZ),.reset(reset),.in(~
11    ROT_A),.out(clk));
12  lcdctrl lcdctrl0(.clk(CLK50MHZ),.reset(reset),.lcd_e(LCD_E)
13    ,.lcd_rs(LCD_RS),.lcd_rw(LCD_RW),.sf_d(SF_D),.data0(
14      data0),.data1(data1),.data2(data2),.data3(data3),.
15      data4(data4),.data5(data5));
16  counter counter0(.clk(clk),.reset(reset),.load(0),.inc(1),.d(0),
17    q(data0));
18  ram #(16,8,256) ram0(.clk(clk),.load(0),.addr(data0[7:0]),.d
19    (0),.q(data3));
20
21  assign reset = ~BTN_SOUTH;
22
23  always @(posedge clk or negedge reset)
24  if(!reset)
25    begin
26      data1<=0; data2<=0; data4<=0; data5<=0;
27    end
28  else
29    begin
30      data1<=data0; data2<=data1; data4<=data3; data5
31      <=data4;
32    end
33
34 endmodule

```

List 10: UCF ram_top.ucf for ram_top.v

```

1 # ROT PUSH BUTTON
2 NET "ROT_A" LOC = "T13" | IOSTANDARD = LVTTL |
3   PULLUP ;
4 # PUSH SWITCH
5 NET "BTN_SOUTH" LOC = "T15" | IOSTANDARD =
6   LVTTL | PULLDOWN ;
7 # CLOCK
8 NET "CLK50MHZ" LOC = "E12" | IOSTANDARD =
9   LVCMOS33 ;
10 NET "CLK50MHZ" PERIOD = 20.0ns HIGH 40%;
11 # LCD
12 NET "LCD_E" LOC = "AB4" | IOSTANDARD = LVTTL |
13   DRIVE = 4 | SLEW = QUIETIO ;
14 NET "LCD_RS" LOC = "Y14" | IOSTANDARD = LVTTL |
15   DRIVE = 4 | SLEW = QUIETIO ;
16 NET "LCD_RW" LOC = "W13" | IOSTANDARD = LVTTL |
17   DRIVE = 4 | SLEW = QUIETIO ;
18 NET "SF_D<8>" LOC = "AA12" | IOSTANDARD = LVTTL
19   | DRIVE = 4 | SLEW = QUIETIO ;
20 NET "SF_D<9>" LOC = "Y16" | IOSTANDARD = LVTTL |
21   DRIVE = 4 | SLEW = QUIETIO ;
22 NET "SF_D<10>" LOC = "AB16" | IOSTANDARD =
23   LVTTL | DRIVE = 4 | SLEW = QUIETIO ;
24 NET "SF_D<11>" LOC = "Y15" | IOSTANDARD = LVTTL
25   | DRIVE = 4 | SLEW = QUIETIO ;

```

List 11: Instruction fetch circuit fetch.v

```

1  `define IDLE 3'b000
2  `define FETCHA 3'b001
3  `define FETCHB 3'b010
4  `define EXECA 3'b011
5  `define EXECB 3'b100
6
7  module fetch(clk, reset, run, cs, pcout, irout, ramout, abus,
   dbus, out);
8
9   input clk, reset, run;
10  output [2:0] cs;
11  output [7:0] abus, pcout;
12  output [15:0] irout, ramout, dbus, out;
13  reg [7:0] abus;
14  wire halt,read,write;
15
16  counter #(8) pc0(.clk(clk),.reset(reset),.load(0),.inc(cs ==
   'FETCHA),.d(0),.q(pcout));
17  counter #(16) ir0(.clk(clk),.reset(reset),.load(cs ==
   'FETCHB),.inc(0),.d(dbus),.q(irout));
18  state state0(.clk(clk),.reset(reset),.run(run),.halt(halt),.cont
   (read),.cs(cs));
19  ram #(16,8,256) ram0(.clk(clk),.load(cs == 'EXECA &&
   write),.addr(abus),.d(dbus),.q(ramout));
20  counter #(16) obuf0(.clk(clk),.reset(reset),.load(cs ==
   'EXECB),.inc(0),.d(dbus),.q(out));
21
22  assign halt = (irout==0);
23  assign read = (irout[15:8]!=0 && irout[7:0]==0);
24  assign write = (!halt && !read);
25
26  always @ (cs or irout or pcout)
27    if(cs == 'FETCHA) abus = pcout;
28    else if(cs == 'EXECA) abus = irout[15:8];
29    else abus = 12'hxxx;
30
31  assign dbus = (cs == 'FETCHB || cs == 'EXECB ?
   ramout : 16'hzzzz);
32  assign dbus = (cs == 'EXECA ? {8'h00,irout[7:0]} : 16'
   hzzzz);
33
34 endmodule

```

List 12: Test bench fetch_tb.v for instruction fetch circuit

```

1  `timescale 1ns / 1ps
2  module fetch_tb;
3
4   reg clk, reset, run;
5   wire [2:0] cs;
6   wire [7:0] pcout, abus;
7   wire [15:0] irout, ramout, dbus, out;
8
9   fetch fetch0(.clk(clk),.reset(reset),.run(run),.cs(cs),.pcout(
   pcout),.irout(irout),.ramout(ramout),.abus(abus),.dbus(
   dbus),.out(out));
10
11 initial begin
12   clk = 0;
13   forever
14     #50 clk = ~clk;
15 end
16
17 initial begin
18   reset = 0; run = 0;
19   #100 reset = 1; run=1;
20   #100 run = 0;
21 end
22
23 endmodule

```

- All instantiated modules with their ports.
- Connection of ports.

You can illustrate **abus** and **dbus** as buses. After that, write the data and control flows in the block diagram for for all possible configuration of the instruction fetch circuit. More specifically, write the data and control flows when each of the following events occur:

1. the state transition from IDLE to FETCHA,
 2. the state transition from FETCHA to FETCHB,
 3. the state transition from FETCHB to EXECA,
 4. the state transition from EXECA to next state, and each of the following cases:
- case 1** irout[15:8]==0 and irout[7:0]==0
case 2 irout[15:8]!=0 and irout[7:0]==0
case 3 irout[15:8]!=0 and irout[7:0]!=0
5. the state transition from EXECB to IDLE

List 13: Block ram `ram.v` for instruction fetch circuit

```

1 module ram(clk, load, addr, d, q);
2   parameter DWIDTH=16,AWIDTH=10,WORDS=1024;
3
4   input clk,load;
5   input [AWIDTH-1:0] addr;
6   input [DWIDTH-1:0] d;
7   output [DWIDTH-1:0] q;
8   reg [DWIDTH-1:0] q;
9   reg [DWIDTH-1:0] mem [WORDS-1:0];
10
11  always @(posedge clk)
12    begin
13      if(load) mem[addr] <= d;
14      q <= mem[addr];
15    end
16
17  integer i;
18  initial begin
19    for(i=0;i<WORDS;i=i+1)
20      mem[i]=0;
21    mem[0]=16'h1012;
22    mem[1]=16'h1134;
23    mem[2]=16'h1256;
24    mem[3]=16'h1378;
25    mem[4]=16'h1000;
26    mem[5]=16'h1100;
27    mem[6]=16'h1200;
28    mem[7]=16'h1300;
29    mem[8]=16'h0000;
30  end
31
32 endmodule

```

List 14: top module `fetch_top.v` for instruction fetch circuit

```

1 module fetch_top(CLK50MHZ,ROT_A,ROT_CENTER,
2   BTN_SOUTH,LED,LCD_E,LCD_RS,LCD_RW,SF_D);
3
4   input CLK50MHZ,ROT_A,ROT_CENTER,BTN_SOUTH;
5   output [4:0] LED;
6   output LCD_RS,LCD_E,LCD_RW;
7   output [11:8] SF_D;
8   wire clk, reset;
9   wire [2:0] cs;
10  wire [15:0] data0,data3,data1,data2,data4,data5;
11  chattering chattering0(.clk(CLK50MHZ), .reset(reset), .in(~
12    ROT_A), .out(clk));
13  lcdctrl lcdctrl0(.clk(CLK50MHZ), .reset(reset), .lcd_e(LCD_E
14    ), .lcd_rs(LCD_RS), .lcd_rw(LCD_RW), .sf_d(SF_D), .
15    data0(data0), .data1(data1), .data2(data2), .data3(
16    data3), .data4(data4), .data5(data5));
17  fetch fetch0(.clk(clk), .reset(reset), .run(ROT_CENTER), .cs
18    (cs), .pcout(data0), .irout(data1), .ramout(data2), .
19    abus(data3), .dbus(data4), .out(data5));
20
21  assign reset = ~BTN_SOUTH;
22  assign LED[4] = (cs=='IDLE);
23  assign LED[3] = (cs=='FETCHA);
24  assign LED[2] = (cs=='FETCHB);
25  assign LED[1] = (cs=='EXECA);
26  assign LED[0] = (cs=='EXECB);
27
28 endmodule

```

List 15: UCF `fetch_top.ucf` for top module of instruction fetch circuit

```
1 # ROT PUSH BUTTON
2 NET "ROT_A" LOC = "T13" | IOSTANDARD = LVTTL |
   PULLUP ;
3 NET "ROT_CENTER" LOC = "R13" | IOSTANDARD =
   LVTTL | PULLDOWN ;
4
5 # PUSH BUTTON
6 NET "BTN_SOUTH" LOC = "T15" | IOSTANDARD =
   LVTTL | PULLDOWN ;
7
8 # LED
9 NET "LED<4>" LOC = "V19" | IOSTANDARD = LVTTL |
   SLEW = QUIETIO | DRIVE = 4 ;
10 NET "LED<3>" LOC = "U19" | IOSTANDARD = LVTTL |
   SLEW = QUIETIO | DRIVE = 4 ;
11 NET "LED<2>" LOC = "U20" | IOSTANDARD = LVTTL |
   SLEW = QUIETIO | DRIVE = 4 ;
12 NET "LED<1>" LOC = "T19" | IOSTANDARD = LVTTL |
   SLEW = QUIETIO | DRIVE = 4 ;
13 NET "LED<0>" LOC = "R20" | IOSTANDARD = LVTTL |
   SLEW = QUIETIO | DRIVE = 4 ;
14
15 # CLOCK
16 NET "CLK50MHZ" LOC = "E12" | IOSTANDARD =
   LVCMOS33 ;
17 NET "CLK50MHZ" PERIOD = 20.0ns HIGH 40%;
18
19 # LCD
20 NET "LCD_E" LOC = "AB4" | IOSTANDARD = LVTTL |
   DRIVE = 4 | SLEW = QUIETIO ;
21 NET "LCD_RS" LOC = "Y14" | IOSTANDARD = LVTTL |
   DRIVE = 4 | SLEW = QUIETIO ;
22 NET "LCD_RW" LOC = "W13" | IOSTANDARD = LVTTL |
   DRIVE = 4 | SLEW = QUIETIO ;
23 NET "SF_D<8>" LOC = "AA12" | IOSTANDARD = LVTTL
   | DRIVE = 4 | SLEW = QUIETIO ;
24 NET "SF_D<9>" LOC = "Y16" | IOSTANDARD = LVTTL |
   DRIVE = 4 | SLEW = QUIETIO ;
25 NET "SF_D<10>" LOC = "AB16" | IOSTANDARD =
   LVTTL | DRIVE = 4 | SLEW = QUIETIO ;
26 NET "SF_D<11>" LOC = "Y15" | IOSTANDARD = LVTTL
   | DRIVE = 4 | SLEW = QUIETIO ;
```
