

高速版 TINYCPU の本体

```
`include "defsf.v"

module tinycpu(clk, reset, run, in, cs, pcout, irout, qtop, pcnext, dbus, out);

    input clk,reset,run;
    input [15:0] in;
    output [1:0] cs;
    output [15:0] irout, qtop, dbus, out;
    output [11:0] pcout, pcnext;
    wire [15:0] qnext, ramout, aluout;
    reg halt, cont, pcinc, jump, push, pop, thru, qthru, dbus2qtop, dbus2ram, dbus2obuf, ir2dbus, qtop2
    dbus, alu2dbus, ram2dbus, in2dbus;
    reg [11:0] pcout, pcnext;
    reg [15:0] out;

    state state0(.clk(clk),.reset(reset),.run(run),.halt(halt),.cs(cs));
        stack           stack0   (.clk(clk),.reset(reset),.load(dbus2
    qtop),.push(push),.pop(pop),.thru(qthru),.d(dbus),.dthru(ramout),.qtop(qtop),.qnext(qnext));
        alu alu0(.a(qtop),.b(qnext),.f(irout[4:0]),.s(aluout));
        dpram #(.width=12,.size=4096) dpram0(.clk(clk),.load1(dbus2ram),.load2(0),.addr1(irout[11:0]),.addr2
    (pcnext),.d1(dbus),.d2(0),.q1(ramout),.q2(irout));

    always @ (pcinc or jump or cs or pcout or irout)
        if(cs == `IDLEB) pcnext = pcout;
        else if(pcinc) pcnext = pcout + 1;
        else if(jump) pcnext = irout[11:0];
        else pcnext = 12'hxxx;

    always @ (posedge clk or negedge reset)
        if(!reset) pcout <= 0;
        else if(pcinc || jump) pcout <= pcnext;

    always @ (posedge clk or negedge reset)
        if(!reset) out <= 0;
        else if(dbus2obuf) out <= dbus;

    always @ (posedge clk or negedge reset)
        if(!reset) qthru <= 0;
        else qthru <= thru;

    assign dbus = ir2dbus ? {{4{irout[11]}},irout[11:0]} : 16'hzzzz;
    assign dbus = qtop2dbus ? qtop : 16'hzzzz;
    assign dbus = alu2dbus ? aluout : 16'hzzzz;
    assign dbus = ram2dbus ? ramout : 16'hzzzz;
    assign dbus = in2dbus ? in : 16'hzzzz;

    always @(cs or irout or qtop)
        begin
            halt = 0; pcinc = 0; jump = 0; push = 0; pop = 0; thru = 0; dbus2qtop = 0; dbus2ram = 0; dbus2
    obuf = 0; ir2dbus = 0; qtop2dbus = 0; alu2dbus = 0; ram2dbus = 0; in2dbus = 0;
            if(cs == `EXEC)
                case(irout[15:12])
                    `PUSHI:
                        begin
                            ir2dbus = 1; dbus2qtop = 1; push = 1; pcinc = 1;
                        end
                    `PUSH:
                        begin
                            push = 1; thru = 1; pcinc = 1;
                        end
                    `POP:
                        begin
                            qtop2dbus = 1; dbus2ram = 1; pop = 1; pcinc = 1;
                        end
                    `JMP:
                        jump = 1;
                    `JZ:
                        begin
                            if(qtop == 0) jump = 1;
                            else pcinc = 1;
                            pop = 1;
                        end
                    `JNZ:
                        begin
                            if(qtop != 0) jump = 1;
                            else pcinc = 1;
                            pop = 1;
                        end
                end
        end
endmodule
```

```
`IN:
begin
    in2dbus = 1; dbus2qtop = 1; push = 1; pcinc = 1;
end
`OUT:
begin
    qtop2dbus = 1; dbus2obuf = 1; pop = 1; pcinc = 1;
end
`OP:
begin
    alu2dbus = 1; dbus2qtop = 1; pcinc = 1;
    if(irout[4] == 0) pop = 1;
end
default:
begin
    pcinc = 1; halt = 1;
end
endcase
end

endmodule
```